Temporal Verification of Non-linear Programs

Candidate Yuandong Cyrus Liu

ADVISORY COMMITTEE

- Dr. Eric Koskinen, Chairman
- Dr. David Naumann, CS, Stevens
- Dr. Jun Xu, CS, Stevens
- Dr. Daniel Dietsch, SE, Freiburg
- Dr. Hang Liu, ECE, Stevens

Stevens Institute of Technology Department of Computer Science

17th December 2021



Outline



Introduction

2 LTL of Bitvector Programs with Bitwise Branching

- Motivating Examples
- Bitwise-branching
- Reachability of Bitvector Programs
- Termination and LTL Verification of Bitvector Programs
- \bigcirc LTL of De-compiled Binaries with DARKSEA
 - Example: LTL Verification of De-compiled Binaries
 - Translations to Re-target De-compilation
 - $\bullet \ \mathrm{DARKSEA}$ and Evaluation
- 4 LTL of Polynomial Programs with Dynamic Analysis
 - Motivating Example
 - Proposing Approach



Part 1

Introduction

LTL of Bitvector Programs with Bitwise Branching

- Motivating Examples
- Bitwise-branching
- Reachability of Bitvector Programs
- Termination and LTL Verification of Bitvector Programs
- 3 LTL of De-compiled Binaries with DARKSEA
 - Example: LTL Verification of De-compiled Binaries
 - Translations to Re-target De-compilation
 - DARKSEA and Evaluation

4 LTL of Polynomial Programs with Dynamic Analysis

- Motivating Example
- Proposing Approach

Research Plan

(4 回 ト 4 ヨ ト 4 ヨ

Verification Background

Automated software verification: $P \vDash \varphi$

Challenges:

- Types of program P.
- Assertion logic of φ .

(4 何) トイヨト イヨト

Verification Background

Automated software verification: $P \vDash \varphi$

Challenges:

- Types of program P.
- Assertion logic of φ .

Our work

Non-linear programs and LTL (including Reachability, Termination).

(4 何) トイヨト イヨト

What is LTL?

Program properties (ϕ):

- **Reachability:** program never reach a bad state (*err*).
- Termination: program exits.
- Linear Temporal Logic (LTL): a generalization of program behaviors change over time.

・ 何 ト ・ ヨ ト ・ ヨ ト

What is LTL?

Program properties (ϕ):

- **Reachability:** program never reach a bad state (*err*).
- Termination: program exits.
- Linear Temporal Logic (LTL): a generalization of program behaviors change over time.



(4 何) トイヨト イヨト

What is LTL?

Program properties (ϕ) :

- **Reachability:** program never reach a bad state (*err*).
- Termination: program exits.
- Linear Temporal Logic (LTL): a generalization of program behaviors change over time.



LTL encompasses reachability $(\Box \neg err)$ and termination ($\Diamond exit$).

< ロト < 同ト < ヨト < ヨト

Benchmarks Repositories (SVCOMP¹ and ULTIMATE²)



Benchmarks Repositories (SVCOMP¹ and ULTIMATE²)



Programs with Non-linear Arithmetic (NLA)

Bitvectors

for	(v >	>= :	1; v;	v >>=	1)	{			
	r <<	= 1							
	r =	٧ð	ā 1 ;						
	s;								
}									
r <	<= s;	//	shift	when	V'S	highest	bits	are	zer

De-compiled Binaries

Polynomials

Others (logarithm, square root etc.)

¹https://gitlab.com/sosy-lab/benchmarking/sv-benchmarks
²https://github.com/ultimate-pa/ultimate/tree/dev/trunk/examples/LTL = 3

Problems in LTL Verification of NLA Programs

Why can't we currently verify these NLA programs?

Problems in LTL Verification of NLA Programs

Why can't we currently verify these NLA programs?

Static verification tools are limited for NLA programs:

- Complexity in bitvector SMT solving.
- Unable to find invariants and rank functions (needed for termination and LTL) for NLA programs.
- Limited benchmarks for temporal verification tasks of bitvector/polynomial programs.
- Some bitvector reachability/termination techniques, but not for LTL.

Problems in LTL Verification of NLA Programs

Why can't we currently verify these NLA programs?

Static verification tools are limited for NLA programs:

- Complexity in bitvector SMT solving.
- Unable to find invariants and rank functions (needed for termination and LTL) for NLA programs.
- Limited benchmarks for temporal verification tasks of bitvector/polynomial programs.
- Some bitvector reachability/termination techniques, but not for LTL. Dynamic analysis in verification:
 - Simply run the program; make inferences from observed states.
 - How to learn invariants, e.g. what kinds of templates.
 - Results are correct with respect to executing traces, soundness issue.
 - Validation: SMT solving as a sub-process for correctness checking, inefficient in bitvector programs.
 - Some dynamic analyses for reachability/termination, but not LTL.

Goal: LTL Verification of NLA Porgrams.

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶

Solutions

LTL of Bitvector Programs via Bitwise Branching.^a

^aYuandong Cyrus Liu, Chengbin Pang, Daniel Dietsch, Eric Koskinen, Ton-Chanh Le, Georgios Portokalidis, and Jun Xu. Proving LTL Properties of Bitvector Programs and Decompiled Binaries, APLAS 2021.

LTL of De-compiled Binaries via Translation and DARKSEA.^b

^bBinary verification tool chain DARKSEA(plan to submit a tool paper for it).

LTL of Polynomial Programs via Dynamic Analysis.^{c,d}

^cYuandong Cyrus Liu, Poster Session, FMCAD-SF 2021. ^dPlan to submit it to CAV'22 or OOPSLA'22.

イロト イポト イヨト イヨト

Part 2

Introductio

2 LTL of Bitvector Programs with Bitwise Branching

- Motivating Examples
- Bitwise-branching
- Reachability of Bitvector Programs
- Termination and LTL Verification of Bitvector Programs
- 3 LTL of De-compiled Binaries with $\mathrm{DarkSea}$
 - Example: LTL Verification of De-compiled Binaries
 - Translations to Re-target De-compilation
 - DARKSEA and Evaluation

4 LTL of Polynomial Programs with Dynamic Analysis

- Motivating Example
- Proposing Approach

Research Plan

LTL of Bitvectors

3

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶

LTL of Bitvectors

Bitvector Applications

- System/low level programs.
- Precise integer reasoning.
- Memory safety.
- Binary verification.

Today's Verification Tools

SMT solvers like MATHSAT, CVC4, Z3, SMTINTERPOL support various theories:^a

- Bools, Ints, Floats.
- FixedSizeBitVectors.

^ahttp://smtlib.cs.uiowa.edu/theories.shtml

Challenges

Challenges in verification of bitvector programs

- Bit-blasting in SMT practical applications^a, leads to exponential growth $(\mathcal{O}(2^n))$.
- Verification tools (e.g. CPACHECKER, ULTIMATE) have limited support for liveness verification over the bitvector domain.
- LTL verification tasks are absent from SV-COMP.
- Very limited bitvector benchmarks in SV-COMP.

^aKovásznai et al. - 2016 - Complexity of Fixed-Size Bit-Vector Logics

A E > A E >

Example 1: Reachability

• CPACHECKER, ULTIMATE etc., tools can verify it via bitvector theory for safety only.

< 47 ▶

Example 2: Termination

- Fewer tools can handle termination of bitvector programs.
- For example, ULTIMATE does not support Bitvector logics for termination, reports Unknown results with Overapproximation.

Example 3: LTL ($\varphi = \Box(\Diamond(n < 0))$)

1	while(1) {
2	n = *; x = *; y = x-1;
3	while(x>0 && n>0) {
4	n++;
5	y = x n;
6	$\mathbf{x} = \mathbf{x} - \mathbf{y};$
7	}
8	n = -1;
9	}

• No techniques can prove LTL of bitvector programs. The closest possible verifier is ULTIMATE.

イロト イポト イヨト イヨト

Linear Approximation in SMT Solving

How can we address all of these examples?

Build on ideas from SMT solving: linear approximation.

Support bitvector through linear constraints: $in_w(x) =_{def} (0 \le x < 2^w)$

・ 同 ト ・ ヨ ト ・ ヨ ト

Key Idea

Approximate bitvector reasoning with integer reasoning through source translation.

- Various state-of-art verifiers support the integer domain.
- Overapproximate bit-vector operations with linear constraints.
- Sound transformation.
- Open path to binary verification.

```
1 int r, s, x;
2 while(x>0){
3   s = x >> 31;
4   x--;
5   r = x + (s&(1-s));
6   if (r<0) error();
7 }
```

Image: A matrix and a matrix

```
1 int r, s, x;
2 while(x>0){
3 s = x >> 31;
4 x--;
5 r = x + (s&(1-s));
6 if (r<0) error();</pre>
```

}

- 1. Consider program expression x >> 31 :
 - Under condition x >= 0, this expression is just "0". So replace it with

$$x \ge 0$$
? 0 : ($x \ge 31$)

1 int r, s, x; 2 while(x>0){ 3 s = x >> 31; 4 x--; 5 r = x + (s&(1-s)); 6 if (r<0) error();</pre>

}

- 1. Consider program expression x >> 31 :
 - Under condition x >= 0, this expression is just "0". So replace it with x >= 0 ? 0 : (x >> 31)
 - Also, under condition x < 0, this expression is just "1", so further replace x<0 ? 1 : (x>=0?0:x>>31)

- 1 int r, s, x; 2 while(x>0){ 3 s = x >> 31; 4 x--;
- 5 r = x + (s&(1-s)); 6 if (r<0) error(); 7 }

- 1. Consider program expression x >> 31 :
 - Under condition x >= 0, this expression is just "0". So replace it with x >= 0 ? 0 : (x >> 31)
 - Also, under condition x < 0, this expression is just "1", so further replace x<0 ? 1 : (x>=0?0:x>>31)

After this step, **Bitwise Branching** translates above program to:

- 1 int r, s, x; 2 while(x>0){ 3 s = x >> 31; 4 x--;
- 5 r = x + (s&(1-s)); 6 if (r<0) error(); 7 }

- 1. Consider program expression x >> 31 :
 - Under condition x >= 0, this expression is just "0". So replace it with x >= 0 ? 0 : (x >> 31)
 - Also, under condition x < 0, this expression is just "1", so further replace x<0 ? 1 : (x>=0?0:x>>31)

After this step, **Bitwise Branching** translates above program to:

1 int r, s, x;
2 while
$$(x>0)$$
{
3 s = $x>=0$? 0: (x<0? 1: x >> 31);
4 x--;
5 r = x + (s&(1-s));
6 if (r<0) error();
7 }

 $\textbf{General Rule:} \ e_1 \geq 0 \land e_2 = \texttt{CHAR_BIT} \ \ast \ \texttt{sizeof}(e_1) - 1 \vdash_E e_1 \texttt{>>} e_2 \rightsquigarrow 0$

イロト イボト イヨト イヨ

;

Transformation with bitwise branching

- 2. Now consider expression s&(1-s):
 - Under condition s>=0∧(1-s)=1, this expression is equal to s&1, which is s%2, so replace it with

(s>=0&&(1-s)==1?s%2 :(s&(1-s)))



- 2. Now consider expression s&(1-s):
 - Under condition s>=0^(1-s)=1, this expression is equal to s&1, which is s%2, so replace it with

$$(s \ge 0 \& (1-s) = 1?s \%2 : (s \& (1-s)))$$

After this 2nd step, Bitwise Branching translates this program to:



- 2. Now consider expression s&(1-s):
 - Under condition s>=0^(1-s)=1, this expression is equal to s&1, which is s%2, so replace it with

$$(s \ge 0 \& (1-s) = 1?s \%2 : (s \& (1-s)))$$

After this 2nd step, Bitwise Branching translates this program to:

1 int r, s, x;
2 while (x>0) {
3 s = x>=0 ? 0 : (x<0 ? 1 : x >> 31);
4 x--;
5 r = x + (s>=0 && (1-s)==1 ? s%2 : (s&(1-s)));
6 if (r<0) error();
7 }
Seneral rule:
$$e_1 \ge 0 \land e_2 = 1 \vdash_E e_1 \& e_2 \rightsquigarrow e_1 \%2$$

Rewriting Rules

Table: Rewriting rules for arithmetic expressions.

Linear Condition		BV Expr.	Linear Apx.	
$e_1 = 0$	\vdash_E	$e_1 \& e_2$	$ \rightarrow 0 $	[R-And-0]
$(e_1 = 0 \lor e_1 = 1) \land e_2 = 1$	\vdash_E	$e_1\&e_2$	$\rightsquigarrow e_1$	[R-And-1]
$(e_1 = 0 \lor e_1 = 1) \land (e_2 = 0 \lor e_2 = 1)$	\vdash_E	$e_1\&e_2$	$\rightsquigarrow e_1$ & e_2	[R-And-LOG]
$e_1 \ge 0 \land e_2 = 1$	\vdash_E	$e_1\&e_2$	$\rightsquigarrow e_1$ %2	[R-And-LBS]
$e_2 = 0$	\vdash_E	$e_1 e_2$	$\rightsquigarrow e_1$	[R-OR-0]
$(e_1 = 0 \lor e_1 = 1) \land e_2 = 1$	\vdash_E	$e_1 e_2$	$\rightsquigarrow 1$	[R-OR-1]
$e_2 = 0$	\vdash_E	$e_1 e_2$	$\rightsquigarrow e_1$	[R-Xor-0]
$e_1 = e_2 = 0 \lor e_1 = e_2 = 1$	\vdash_E	$e_1 e_2$	$ \rightarrow 0 $	[R-Xor-Eq]
$(e_1 = 1 \land e_2 = 0) \lor (e_1 = 0 \land e_2 = 1)$	\vdash_E	$e_1 e_2$	$\rightsquigarrow 1$	[R-Xor-Neq]
$e_1 \ge 0 \land e_2 = \text{CHAR_BIT} * \text{sizeof}(e_1) - 1$	\vdash_E^-	$e_1 \gg e_2$	$\rightsquigarrow 0$	[R-RIGHTSHIFT-POS]
$e_1 < 0 \land e_2 = \texttt{CHAR_BIT} * \texttt{sizeof}(e_1) - 1$	\vdash_E	$e_1 >> e_2$	$\rightarrow -1$	[R-RIGHTSHIFT-NEG]

- Judgment $C \vdash_E e_{bv} \rightsquigarrow e_{int}$ means under **condition** C bitvector expression e_{bv} can be approximated with linear expression e_{int} .
- Then, apply a substitution δ , and replace e_{bv} with if-then-else expression $C\delta$? $e_{int}\delta$: e_{bv}

Weakening Rules

Table: Weakening rules for Relational Expressions & Assignment Statements.

Linear Condition		Statement	Linear Approximation	
$e_1 \ge 0 \land e_2 \ge 0$	\vdash_S	$r \operatorname{op}_{le} e_1 \& e_2$	$\rightsquigarrow r <= e_1 \&\& r <= e_2$	[W-And-Pos]
$e_1 < 0 \land e_2 < 0$	\vdash_S	$r \operatorname{op}_{le} e_1 \& e_2$	$\leadsto r$ <= e_1 && r<= e_2 && r<0	[W-And-Neg]
$e_1 \ge 0 \land e_2 < 0$	\vdash_S	$r \operatorname{op}_{ea} e_1 \& e_2$	$\rightsquigarrow 0 \le r \&\& r \le e_1$	[W-And-Mix]
$(e_1 = 0 \lor e_1 = 1) \land (e_2 = 0 \lor e_2 = 1)$	\vdash_S	$(e_1 e_2) == 0$	$\rightsquigarrow e_1 == 0$ && $e_2 == 0$	[R-OR-LOG]
$e_1 \ge 0 \land \texttt{is_const}(e_2)$	\vdash_{S}	$r \operatorname{op}_{ae} e_1 e_2$	$\rightarrow r \ge e_2$	[W-OR-CONST]
$e_1 \ge 0 \land e_2 \ge 0$	\vdash_S	$r \operatorname{op}_{qe}^{ge} e_1 e_2$	$\rightsquigarrow r \ge e_1$ && $r \ge e_2$	[W-OR-Pos]
$e_1 < 0 \land e_2 < 0$	\vdash_S	$r \operatorname{op}_{eq} e_1 e_2$	$\leadsto r {\succ}= e_1$ && $r {\succ}= e_2$ && $r {<} 0$	[W-OR-NEG]
$e_1 \ge 0 \land e_2 < 0$	\vdash_S	$r \operatorname{op}_{eq} e_1 e_2$	$\rightsquigarrow e_2 <= r$ && $r < 0$	[W-OR-MIX]
$e_1 \ge 0 \land e_2 \ge 0$	\vdash_S	$r \operatorname{op}_{ae} e_1 e_2$	$\rightsquigarrow r \ge 0$	[W-XOR-Pos]
$e_1 < 0 \land e_2 < 0$	\vdash_S	$r \operatorname{op}_{ae}^{g^{-}} e_1^{e_2}$	$\rightsquigarrow r \ge 0$	[W-XOR-NEG]
$e_1 \ge 0 \land e_2 < 0$	\vdash_S	$r \operatorname{op}_{le} e_1 e_2$	$\rightsquigarrow r < 0$	[W-XOR-MIX]
$e_1 \ge 0$	\vdash_S	$r \operatorname{op}_{le} \sim e_1$	$\rightsquigarrow r < 0$	[W-Cpl-Pos]
$e_1 < 0$	\vdash_S	$r \operatorname{op}_{ge} \sim e_1$	$\rightsquigarrow r >= 0$	[W-Cpl-Neg]

 $\mathsf{op}_{le} \in \{\textit{<,<=,==, := }\}, \mathsf{op}_{ge} \in \{\textit{>,>=,==, := }\}, \mathsf{and} \mathsf{op}_{eq} \in \{\texttt{==, := }\}$

- Judgment $C \vdash_S s_{bv} \rightsquigarrow s_{int}$ means under **condition** C bitvector statement s_{bv} can be approximated with linear statement s_{int} .
- Then, apply a substitution δ , and replace s_{bv} with if-then-else statement if $C\delta$ then assume $(s_{int}\delta)$ else s_{bv}

1	a = *;
2	assume(a>0);
3	while($x>0$){
4	a;
5	x = x & a;
6	}

イロト イ団ト イヨト イヨト

 $e_1 \ge 0 \land e_2 \ge 0 \quad \vdash_S \quad r \text{ op}_{le} \ e_1 \& e_2 \quad \leadsto r \leq e_1 \& \& r \leq e_2 \quad [W-And-Pos]$

- 1 a = *; 2 assume(a>0); 3 while(x>0){ 4 a--; 5 x = x & a; 6 }
 - $\mathcal{I}: x > 0 \land a > 0$
 - $T: x > 0 \land a' = a 1 \land x' = x \& a'$
- Tools fail to show: $\mathcal{I} \wedge T \wedge x' > 0 \implies \mathcal{I}'$

< ロト < 同ト < ヨト < ヨト

 $e_1 \ge 0 \land e_2 \ge 0 \quad \vdash_S \quad r \text{ op}_{le} \ e_1 \& e_2 \quad \rightsquigarrow r \triangleleft e_1 \& k r \triangleleft e_2 \quad [W-AND-Pos]$

2

3

4

5

6

7

8

- 1 a = *; 2 assume(a>0); 3 while(x>0){ 4 a--; 5 x = x & a; 6 }
- $\mathcal{I}: x > 0 \land a > 0$
- $T: x > 0 \land a' = a 1 \land x' = x \& a'$
- Tools fail to show: $\mathcal{I} \wedge T \wedge x' > 0 \implies \mathcal{I}'$

a = *; assume(a > 0); while (x > 0) { { x > 0 \land a > 0 } a--; if (x >= 0 && a >= 0) then { x = *; assume(x <= a); } else { x = x & a; } }

イロト イポト イヨト イヨト

 $e_1 \ge 0 \land e_2 \ge 0 \quad \vdash_S \quad r \text{ op}_{le} \ e_1 \& e_2 \quad \rightsquigarrow r \triangleleft e_1 \& k \ r \triangleleft e_2 \quad [\text{W-And-Pos}]$

2

3

4

5

6 7

8

- 1 a = *; 2 assume(a>0); 3 while(x>0){ 4 a--; 5 x = x & a; 6 }
- $\mathcal{I}: x > 0 \land a > 0$
- $T: x > 0 \land a' = a 1 \land x' = x \& a'$
- Tools fail to show: $\mathcal{I} \wedge T \wedge x' > 0 \implies \mathcal{I}'$

- $T' = x > 0 \land a' = a 1 \land ((x \ge 0 \land a' \ge 0 \land x' \le a') \lor (\neg (x \ge 0 \land a' \ge 0) \land x' = x \& a'))$
- Tools can prove that $\mathcal{I} \wedge T' \wedge x' > 0 \implies \mathcal{I}'$, ranking function $\mathcal{R}(x, a) = a$

Our experiments show bitwise branching also works well for LTL (we will see in the next slides).

< 17 b

Implementation and Benchmarks

Bitwise branching implementation

- A fork of ULTIMATE repository^a
- Recursive AST transformation during ULTIMATE's translation from C to Boogie

^ahttps://github.com/ultimate-pa/ultimate

Implementation and Benchmarks

Bitwise branching implementation

- A fork of ULTIMATE repository^a
- Recursive AST transformation during ULTIMATE's translation from C to Boogie

^ahttps://github.com/ultimate-pa/ultimate

Contributed Benchmarks



BitHacks, online code optimization^a adapted to termination, LTL verification.

^ahttps://graphics.stanford.edu/~seander/bithacks.html

イロト イボト イヨト イヨト

Experiments: Reachability with various solvers



Figure: Performance of ULTIMATEBWB with bitwise branching "BwB" in *integer mode* (solid lines) versus ULTIMATE (dashed lines, "BV" indicating *bitvector mode*) on bitvector programs, using various SMT solvers. Default ULTIMATE (integer mode Sltp-Z3) returns *Unknown* for 10/12 "ReachBit", 16/16 "BitHacks".

Experiments: Termination and LTL

State-of-the-art verification tools

Tool	BitVec.	Term.	LTL
Ultimate	Limited	Yes	Yes
AProVE	Yes	Yes	No
KITTEL	Yes	Yes	No
CPACHECKER	Limited	Yes	No
2LS	Yes	Yes	No
UltimateBwB	Yes	Yes	Yes

- 4 回 ト 4 ヨ ト 4 ヨ

Experiments: LTL

	LTL Results	Overview	V	
	(iv) Bitl	nacks	(iii) LT Bend	LBit ch
	Ultimate	w. BwB	Ultimate	w. BwB
✓ (Satisfied)	3	10	-	21
🗶 (Unsatisfied)	-	7	-	20
?(Unknown)	21	5	42	-
T (Time Out)	1	1	-	1
M (Out of Memory)	1	3	-	-

• BitHacks, 18 satisfied, 8 violated.

• LTLBitBench, 22 programs satisfying LTL property, 20 programs are violated.

Part 3

Introduction

2 LTL of Bitvector Programs with Bitwise Branching

- Motivating Examples
- Bitwise-branching
- Reachability of Bitvector Programs
- Termination and LTL Verification of Bitvector Programs

ITL of De-compiled Binaries with DARKSEA

- Example: LTL Verification of De-compiled Binaries
- Translations to Re-target De-compilation
- DARKSEA and Evaluation

4 LTL of Polynomial Programs with Dynamic Analysis

- Motivating Example
- Proposing Approach

Research Plan

LTL of De-compiled Binaries

Why binary verification & challenges

- Why: Executable is the one runs on machine, compiler errors, optimizations, proprietary software, malware etc..
- Challenges: Disassembly (function boundaries, symbol table, stack frame), control flow recovery etc..

Decompiled code needs bitwise branching

if $(x \le 1)^a$ in de-compiled code:

(((tmp_42!=0u)&1)&((((tmp_44 == 0u)& 1^(((((tmp_44^tmp_45)+tmp_45)==2u)&1)))&1))&1

Decompilation is an approach for binary verification.

pa/ultimate/blob/dev/trunk/examples/LTL/simple/PotentialMinimizeSEVPABug.c

^ahttp://github.com/ultimate-

Challenges Through An Example De-compiled Binary

1. Emulated environment

```
store i64 %0, i64* getelementptr inbounds (%struct.State, %struct.State*
    @__mcsema_reg_state, i64 0, i32 6, i32 11, i32 0, i32 0), align 8
```

2. Emulation state in procedure calls

%10 = tail call %struct.Memory* @sub_401111_main(%struct.State* nonnull

3. Emulation with nested structs, concrete addressing

```
tmp__4 = (&tmp__1->field6.field1.field0);
tmp__5 = (&tmp__4->field0);
```

4. Heavy use of bitwise operations

tmp__30 = llvm_lshr_u32(tmp__29, 31); tmp__31 = (((((tmp__30 == 0u)&1)) & (((~(((tmp__29 == 0u)&1)))&1)))&1);

(4 何) トイヨト イヨト

DarkSea Overview



 $\operatorname{DarkSEA}$ translations to re-target lifting for verification

- Run-time environment.
- Passing emulation state through procedures.
- Nested structures.
- Property-directed slicing.

DarkSea: https://github.com/cyruliu/darksea

LTL Experiments on Lifted Binaries

Table: ULTIMATE vs. DARKSEA on decompiled programs with LTL properties.

			Ult	IMATE	Dari	SEA
Benchmark	Property	Exp.	Time	Result	Time	Result
01-exsec2.s.c	$\Diamond(\Box x = 1)$	~	4.45s	*	11.23s	~
01-exsec2.s.f.c.c	$\Diamond(\Box x \neq 1)$	X	6.31s	*	10.36s	X
SEVPA_gccO0.s.c	$\Box(x > 0 \Rightarrow \Diamond y = 0)$	~	6.31s	*	22.92s	~
SEVPA_gccO0.s.f.c	$\Box(x > 0 \Rightarrow \Diamond y = 2)$	X	5.16s	?	14.92s	X
acqrel.simplify.s.c	$\Box(x=0 \Rightarrow \Diamond y=0)$	~	5.17s	* *	9.00s	~
acqrel.simplify.s.f.c.c	$\Box(x=0 \Rightarrow \Diamond y=1)$	X	6.06s	* *	17.60s	X
exsec2.simplify.s.c	$\Box \Diamond x = 1$	~	4.92s	* *	5.60s	~
exsec2.simplify.s.f.c.c	$\Box \Diamond x \neq 1$	×	4.55s	*	6.28s	X

<<p>< □ > < □ > <</p>

Part 4

Introduction

2 LTL of Bitvector Programs with Bitwise Branching

- Motivating Examples
- Bitwise-branching
- Reachability of Bitvector Programs
- Termination and LTL Verification of Bitvector Programs
- 3 LTL of De-compiled Binaries with $\mathrm{DarkSea}$
 - Example: LTL Verification of De-compiled Binaries
 - Translations to Re-target De-compilation
 - DARKSEA and Evaluation

4 LTL of Polynomial Programs with Dynamic Analysis

- Motivating Example
- Proposing Approach

Research Plan

(4 回 ト 4 ヨ ト 4 ヨ ト

Polynomial Program Example

LTL Property: $\Box \Diamond (y == 1))$

1 in	ıt x, y, z;
2 wh	ile(1){
3	z = nondet();
4	x = -z*z+2*z+6;
5	y = 0;
6	if(x<=7){
7	y=1;
8	}
9}	

3

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶

Polynomial Program Example

LTL Property: $\Box \Diamond (y == 1))$ lint x, y, z; $2 \text{ while } (1) \{$ z = nondet(); 3 x = -z + z + 2 + z + 6; 4 5 v = 0; 6 if(x<=7){ 7 y = 1;8 3 9}



イロト イボト イヨト イヨト

Polynomial Program Example



Y. C. Liu (Stevens Institute of Technology)

Summary of the Proposed Approach

Static analysis and transformation:

- Locate and identify nonlinear expressions, instrument program with trace functions and fresh variables to record the concrete data transition.
- Further instrument the program with selected invariants from dynamic step, run static analysis tools.

Summary of the Proposed Approach

Static analysis and transformation:

- Locate and identify nonlinear expressions, instrument program with trace functions and fresh variables to record the concrete data transition.
- Further instrument the program with selected invariants from dynamic step, run static analysis tools.

Dynamic inferring:

- Random sampling concrete traces.
- Use dynamic tools to run and infer program invariants at trace locations of interest.
- Find the effective linear invariant for nonlinear expressions.

Part 5

Introduction

2 LTL of Bitvector Programs with Bitwise Branching

- Motivating Examples
- Bitwise-branching
- Reachability of Bitvector Programs
- Termination and LTL Verification of Bitvector Programs
- 3 LTL of De-compiled Binaries with $\mathrm{DARKSEA}$
 - Example: LTL Verification of De-compiled Binaries
 - Translations to Re-target De-compilation
 - DARKSEA and Evaluation

4 LTL of Polynomial Programs with Dynamic Analysis

- Motivating Example
- Proposing Approach

Research Plan

- 4 🗗 ▶

Contributions and Findings

Part 2:

(My role: theory, implementation, benchmarks, experiments.)

- A novel theory of source level bitwise branching.
- An implementation of bitwise branching within **ULTIMATE** framework.
- Evaluations show that bitwise branching incurs negligible overhead.
- \bullet New benchmarks suites for reachability, termination ³, and LTL.

³gitlab.com/sosy-lab/benchmarking/sv-benchmarks/-/tree/main/c/termination-bwb

Contributions and Findings

Part 2:

(My role: theory, implementation, benchmarks, experiments.)

- A novel theory of source level bitwise branching.
- An implementation of bitwise branching within **ULTIMATE** framework.
- Evaluations show that bitwise branching incurs negligible overhead.
- New benchmarks suites for reachability, termination ³, and LTL.

Part 3:

(My role: benchmarks, partial implementation, experiments.)

- Translations that re-target lifted binaries to verification.
- $\bullet~{\rm DarkSEA}$ tool chain prepares decompiled programs for verification.
- A new benchmark suite for LTL of binary executables.
- Experimental results showing that DARKSEA is the first tool to verify LTL properties of binary executables.

 3 gitlab.com/sosy-lab/benchmarking/sv-benchmarks/-/tree/main/c/termination-bwb.

Proposed Research

Part 4: (Expected)

(My role: implementation, benchmarks, experiments, contributed to algorithm design.)

- A novel strategy, combining dynamic and static analysis in order to verify programs with bitvector and other non-linear expressions.
- (Proposed) An algorithm.
- (Proposed) An implementation.
- (Proposed) An evaluation.

Expected contributions evaluation

- A submitted peer review paper.
- A working artifact with sets of benchmarks.

イロト イポト イヨト イヨト

Q & A Thank You!

3

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶

Basic Notations

Standard notions of programs and semantics.

- $\Sigma: Var \rightarrow Val$, a state space mapping variables to values.
- $\llbracket exp \rrbracket : \Sigma \rightarrow Val$, expressions semantics.
- $[stmt] : \Sigma \to \mathcal{P}(\Sigma)$, statements semantics.
- $\llbracket P \rrbracket$: traces of program P.

Define rewriting rules for expressions and statements.

- $T_E: exp \rightarrow exp$, rewriting rules application for expressions.
- $T_S: stmt \rightarrow stmt$, weakening rules application for statements.

(4 回 ト 4 ヨ ト 4 ヨ ト

Soundness Proof

Lemma (Rule correctness)

For every rule
$$\mathcal{C} \vdash_E e \rightsquigarrow e'$$
, $\forall \sigma. \ \mathcal{C}(\sigma) \Rightarrow e' = \sigma(e)$, $\llbracket e \rrbracket = \llbracket e' \rrbracket$.
For every rule $\mathcal{C} \vdash_S s \rightsquigarrow s'$, $\forall \sigma. \ \mathcal{C}(\sigma) \Rightarrow s' = \sigma(s)$, $\llbracket s \rrbracket \subseteq \llbracket s' \rrbracket$.

Theorem (Soundness)

For every
$$P, T_E, T_S, [\![P]\!] \subseteq [\![T_S \{T_E \{P\}\}]\!].$$

Prove by induction on traces, T_{E} preserves traces equivalence, T_{S} preserves trace inclusion.

3

イロト イポト イヨト イヨト

Experiments: Termination

Te	rm	ina	tior	<u>ו R</u>	esu	lts	0	ver	vie	w			
		(ii)	Term	BitB	ench				(i)	Apro	veBer	nch	
	APROVE	CPACHECKER	KITTEL	2LS	ULTIMATE	ULTIMATEBWB		APROVE	CPACHECKER	KITTEL	2LS	ULTIMATE	ULTIMATEBWB
✓ (Terminating)	5	1	7	8	2	18		1	3	3	14	2	2
🖋 (FN)	1	-	-	-	-	-		-	-	-	-	-	-
🗡 (Nonterminating)	6	10	-	8	-	13		-	-	-	-	-	-
£X (FP)	2	7	-	3	-	-		-	10	-	-	2	6
?(Unknown)	14	13	-	-	29	-		10	3	-	1	14	8
T (Time Out)	3	-	19	12	-	-		7	-	10	2	-	1
M (Out of Memory)	-	-	-	-	-	-		-	-	-	1	-	1
\star (Crash)	-	-	5	-	-	-		-	2	5	-	-	-

- TermBitBench, 18 terminating, 13 non-terminating.
- AproveBench, 18/118 or 15% are bitvector programs.

Termination Experiments on Lifted Binaries

Table: Termination of Lifted Binaries, with and without DARKSEA translations.

		Ra	w M	cSen	na			DA	RKSI	EA tr	ansl.	
	APROVE	CPACHECKER	KITTEL	2LS	ULTIMATE	ULTIMATEBWB	APROVE	CPACHECKER	KITTEL	2LS	ULTIMATE	ULTIMATEBWB
~	-	-	-	-	-	-	-	-	-	-	18	18
* *	-	18	-	-	3	-	-	-	-	-	-	-
Μ	-	-	-	-	-	3	-	-	-	-	-	-
Т	-	-	18	-	15	15	-	18	18	-	-	-
?	18	-	-	18	-	-	18	-	-	18	-	-

Y. C. Liu (Stevens Institute of Technology)

_

Image: Image:

Bitvector Example

LTL Property: $G((x > 0) \implies F(y == 0))$

1 while (c < 50) f2 c++; d = nondet(); 3 if(d < 0) d = d * (-1);4 x = nondet(); 5 v = 1; 6 7 while(x>0){ 8 d - - : x = (x&d) -1;9 if (x<=1){ 10 11 y=0; 12 } 13 3

イロト イポト イヨト イヨト

Bitvector Example

LTL Property: $G((x > 0) \implies F(y == 0))$

1 w	hile(c<50){
2	c++;
3	<pre>d = nondet();</pre>
4	if(d<0) d = d*(-1);
5	<pre>x = nondet();</pre>
6	y = 1;
7	while(x>0){
8	d;
9	x = (x&d) -1;
10	if (x<=1){
11	y=0;
12	}
13	}

Concrete Traces

11526925.	T v·	T V' T C' T	d. I pre v		1y <= 0
, , , , , , , , , , , , , , , , , , , ,	÷^,	,,	d, <u>t</u> pre_^		2. $-x + y <= 1$
/trace26;	I X;	I y; I c; I	d; I pre_x		3d - x <= -1
			d; I pre_x		4pre x <= -1
/trace30;	Ix;	Iy; Ic; I	d; I pre_x		5d + y <= -1
/trace25;	886;	1; 1; 4383;	1113016132		6 c + y <= -1
/trace28;	277;	1; 1; 4382;	886		7c - x <= -1
/trace28;	276;	1; 1; 4381;	277	Run with Dig	vtrace28 (9 invs)
/trace28;	275:	1; 1; 4380;	276		1x <= 1
trace28:	274:	1: 1: 4379:	275		2y <= ⊍
trace28:	273:	1: 1: 4378:	274		3 - 0 - 1
/trace28:	272:	1: 1: 4377:	273		5. $-d + x <= -1$
/trace28:	271:	1: 1: 4376:	272		6d + y <= -1
/trace28:	262:	1: 1: 4375:	271		7c - x <= -1
trace28:	261.	1: 1: 4374:	262		8pre_x + x <=
	,	<u></u> ,	LOL		0 pro V + V <=

3

イロト 不得 トイヨト イヨト

Invariants

trace25 (7 invs):

Bitvector Example

LTL Property: $G((x > 0) \implies F(y == 0))$



Invariant $-pre_x + x \leq -1$ shows x is decreasing at bitwise location 9.

イロト イボト イヨト イヨト

Implementation Algorithm

 $T_E: exp \rightarrow exp$ to translate expressions.

```
type rule_exp = (exp -> exp -> exp) * (exp -> exp -> exp)

let rec T_E (e:exp) : exp =

match e with

| BinOp(\otimes,e1,e2) ->

let e1' = T_E e1 in

let e2' = T_E e2 in

let rules = Rules.find_exp(\otimes) in

fold_left (fun acc (cond,rep1) ->

ITE(cond e1' e2',rep1 e1' e2',acc)

) (BinOp(\otimes,e1, e2)) rules

| _ -> e
```

▲口▶ ▲掃▶ ▲ヨ▶ ▲ヨ▶ - ヨ - 釣り⊙

Implementation Algorithm

 $T_S: stmt \rightarrow stmt$ to translate assignment statements.

```
type rule_stmt = (exp -> exp -> exp) * (lhs -> exp -> exp -> stmt)
let T_s (s:stmt) : stmt =
  match s with
  | Assign(lhs,BinOp(\otimes,e1,e2)) ->
  let e1' = T_E e1 in
  let e2' = T_E e2 in
  let rules = Rules.find_stmt(\otimes)in
  fold_left (fun acc (cond,repl) ->
        IfElseStmt(cond e1' e2',repl lhs e1' e2', acc)
  ) (Assign(l, BinOp(\otimes, e1, e2) rules
  |_ -> s
```

⇒ ∽ar

イロト 不得下 イヨト イヨト