

Proving LTL Properties of Bitvector Programs and Decompiled Binaries

Y. Cyrus Liu¹ Chengbin Pang¹ Daniel Dietsch² Eric Koskinen¹
Ton-Chanh Le¹ Georgios Portokalidis¹ Jun Xu¹

¹Stevens Institute of Technology

²University of Freiburg

APLAS 2021 • 18 October 2021

Background

$P \models \varphi$, challenges vary in types of program P and assertion logic of φ .

Our setting: bitvector programs and LTL (including Reachability, Termination).

Background

$P \models \varphi$, challenges vary in types of program P and assertion logic of φ .

Our setting: bitvector programs and LTL (including Reachability, Termination).

Bitvector Applications

- System/low level programs.
- Precise integer reasoning.
- Memory safety.
- Binary verification.

Tool Support

SMT solvers like MATHSAT, CVC4, Z3, SMTINTERPOL support various theories:^a

- Bools, Ints, Floats.
- FixedSizeBitVectors.

^a<http://smtlib.cs.uiowa.edu/theories.shtml>

Problems

Challenges in verification of bitvector programs

- Bit-blasting in SMT practical applications^a, leads to exponential growth ($\mathcal{O}(2^n)$).
- Verification tools (e.g. CPACHECKER, ULTIMATE) have limited support for liveness verification over the bitvector domain.
- LTL verification tasks are absent from SV-COMP.
- Very limited bitvector benchmarks in SV-COMP.

^aKovásznai et al. - 2016 - Complexity of Fixed-Size Bit-Vector Logics

Example 1: Reachability

```
1 int r, s, x;
2 while(x>0){
3     s = x >> 31 ;
4     x--;
5     r = x + (s&(1-s)) ;
6     if (r<0) error();
7 }
```

- CPACHECKER, ULTIMATE etc., tools can verify it via bitvector theory for safety only.

Example 2: Termination

```
1 a = *;
2 assume(a>0);
3 while(x>0){
4     a--;
5     x = x & a;
6 }
```

- Fewer tools can handle termination of bitvector programs.
- For example, ULTIMATE does not support Bitvector logics for termination, reports Unknown results with Overapproximation.

Example 3: LTL ($\varphi = \square(\Diamond(n < 0))$)

```
1     while(1) {
2         n = *; x = *; y = x-1;
3         while(x>0 && n>0) {
4             n++;
5             y = x | n;
6             x = x - y;
7         }
8         n = -1;
9     }
```

- No techniques can prove LTL of bitvector programs. The closest possible verifier is ULTIMATE.

Linear Approximation in SMT Solving

How can we address all of these examples?

Build on ideas from SMT solving: linear approximation.

Support bitvector through linear constraints:

$$\text{in}_w(x) =_{\text{def}} (0 \leq x < 2^w)$$

Key Idea

Approximate bitvector reasoning with integer reasoning through source translation.

- Various state-of-art verifiers support the integer domain.
- Overapproximate bit-vector operations with linear constraints.
- Sound transformation.
- Open path to binary verification.

Transformation with bitwise branching

```
1 int r, s, x;
2 while(x>0){
3     s = x >> 31 ;
4     x-- ;
5     r = x + (s&(1-s)) ;
6     if (r<0) error();
7 }
```

Transformation with bitwise branching

```
1 int r, s, x;
2 while(x>0){
3     s = x >> 31;
4     x--;
5     r = x + (s&(1-s));
6     if (r<0) error();
7 }
```

1. Consider program expression $x >> 31$:

- Under **condition** $x \geq 0$, this expression is just "0". So replace it with
 $x \geq 0 ? 0 : (x >> 31)$

Transformation with bitwise branching

```

1 int r, s, x;
2 while(x>0){
3     s = x >> 31 ;
4     x-- ;
5     r = x + (s&(1-s)) ;
6     if (r<0) error();
7 }
```

1. Consider program expression $x >> 31$:

- Under **condition** $x \geq 0$, this expression is just “0”. So replace it with $x \geq 0 ? 0 : (x >> 31)$
- Also, under **condition** $x < 0$, this expression is just “1”, so further replace $x < 0 ? 1 : (x \geq 0 ? 0 : x >> 31)$

Transformation with bitwise branching

```

1 int r, s, x;
2 while(x>0){
3     s = x >> 31 ;
4     x-- ;
5     r = x + (s&(1-s)) ;
6     if (r<0) error();
7 }
```

1. Consider program expression $x >> 31$:
 - Under **condition** $x \geq 0$, this expression is just “0”. So replace it with $x \geq 0 ? 0 : (x >> 31)$
 - Also, under **condition** $x < 0$, this expression is just “1”, so further replace $x < 0 ? 1 : (x \geq 0 ? 0 : x >> 31)$

After this step, **Bitwise Branching** translates above program to:

```

1 int r, s, x;
2 while(x>0){
3     s = x>=0 ? 0 : ( x<0 ? 1 : x >> 31 ) ;
4     x-- ;
5     r = x + (s&(1-s)) ;
6     if (r<0) error();
7 }
```

Transformation with bitwise branching

```

1 int r, s, x;
2 while(x>0){
3     s = x >> 31;
4     x--;
5     r = x + (s&(1-s));
6     if (r<0) error();
7 }
```

1. Consider program expression $x >> 31$:
 - Under **condition** $x \geq 0$, this expression is just “0”. So replace it with $x \geq 0 ? 0 : (x >> 31)$
 - Also, under **condition** $x < 0$, this expression is just “1”, so further replace $x < 0 ? 1 : (x \geq 0 ? 0 : x >> 31)$

After this step, **Bitwise Branching** translates above program to:

```

1 int r, s, x;
2 while(x>0){
3     s = x>=0 ? 0 : ( x<0 ? 1 : x >> 31 );
4     x--;
5     r = x + (s&(1-s));
6     if (r<0) error();
7 }
```

General Rule: $e_1 \geq 0 \wedge e_2 = \text{CHAR_BIT} * \text{sizeof}(e_1) - 1 \vdash_E e_1 >> e_2 \rightsquigarrow 0$

Transformation with bitwise branching

```
1 int r, s, x;
2 while(x>0){
3     s = x >> 31 ;
4     x-- ;
5     r = x + (s&(1-s)) ;
6     if (r<0) error();
7 }
```

Transformation with bitwise branching

```
1 int r, s, x;  
2 while(x>0){  
3     s = x >> 31;  
4     x--;  
5     r = x + (s&(1-s));  
6     if (r<0) error();  
7 }
```

2. Now consider expression $s \& (1-s)$:

- Under **condition** $s \geq 0 \wedge (1-s)=1$, this expression is equal to $s \& 1$, which is $s \% 2$, so replace it with

$(s \geq 0 \& \& (1-s)==1 ? s \% 2 : (s \& (1-s)))$

Transformation with bitwise branching

```

1 int r, s, x;
2 while(x>0){
3     s = x >> 31 ;
4     x-- ;
5     r = x + (s&(1-s)) ;
6     if (r<0) error();
7 }
```

2. Now consider expression $s \& (1-s)$:

- Under **condition** $s \geq 0 \wedge (1-s)=1$, this expression is equal to $s \& 1$, which is $s \% 2$, so replace it with
 $(s \geq 0 \& \& (1-s)==1 ? s \% 2 : (s \& (1-s)))$

After this 2nd step, **Bitwise Branching** translates this program to:

```

1 int r, s, x;
2 while(x>0){
3     s = x>=0 ? 0 : ( x<0 ? 1 : x >> 31 ) ;
4     x-- ;
5     r = x + (s>=0 && (1-s)==1 ? s \% 2 : (s \& (1-s))) ;
6     if (r<0) error();
7 }
```

Transformation with bitwise branching

```

1 int r, s, x;
2 while(x>0){
3     s = x >> 31 ;
4     x-- ;
5     r = x + (s&(1-s)) ;
6     if (r<0) error();
7 }
```

2. Now consider expression $s \& (1-s)$:

- Under **condition** $s \geq 0 \wedge (1-s)=1$, this expression is equal to $s \& 1$, which is $s \% 2$, so replace it with
 $(s \geq 0 \& \& (1-s)==1 ? s \% 2 : (s \& (1-s)))$

After this 2nd step, **Bitwise Branching** translates this program to:

```

1 int r, s, x;
2 while(x>0){
3     s = x>=0 ? 0 : ( x<0 ? 1 : x >> 31 ) ;
4     x-- ;
5     r = x + (s>=0 && (1-s)==1 ? s \% 2 : (s \& (1-s))) ;
6     if (r<0) error();
7 }
```

General rule: $e_1 \geq 0 \wedge e_2 = 1 \vdash_E e_1 \& e_2 \rightsquigarrow e_1 \% 2$

Rewriting Rules

Table: Rewriting rules for arithmetic expressions.

Linear Condition	BV Expr.	Linear Apx.	
$e_1 = 0$	$\vdash_E e_1 \& e_2$	$\rightsquigarrow 0$	[R-AND-0]
$(e_1 = 0 \vee e_1 = 1) \wedge e_2 = 1$	$\vdash_E e_1 \& e_2$	$\rightsquigarrow e_1$	[R-AND-1]
$(e_1 = 0 \vee e_1 = 1) \wedge (e_2 = 0 \vee e_2 = 1)$	$\vdash_E e_1 \& e_2$	$\rightsquigarrow e_1 \& e_2$	[R-AND-LOG]
$e_1 \geq 0 \wedge e_2 = 1$	$\vdash_E e_1 \& e_2$	$\rightsquigarrow e_1 \% 2$	[R-AND-LBS]
$e_2 = 0$	$\vdash_E e_1 \mid e_2$	$\rightsquigarrow e_1$	[R-OR-0]
$(e_1 = 0 \vee e_1 = 1) \wedge e_2 = 1$	$\vdash_E e_1 \mid e_2$	$\rightsquigarrow 1$	[R-OR-1]
$e_2 = 0$	$\vdash_E e_1 \sim e_2$	$\rightsquigarrow e_1$	[R-XOR-0]
$e_1 = e_2 = 0 \vee e_1 = e_2 = 1$	$\vdash_E e_1 \sim e_2$	$\rightsquigarrow 0$	[R-XOR-EQ]
$(e_1 = 1 \wedge e_2 = 0) \vee (e_1 = 0 \wedge e_2 = 1)$	$\vdash_E e_1 \sim e_2$	$\rightsquigarrow 1$	[R-XOR-NEQ]
$e_1 \geq 0 \wedge e_2 = \text{CHAR_BIT} * \text{sizeof}(e_1) - 1$	$\vdash_E e_1 \gg e_2$	$\rightsquigarrow 0$	[R-RIGHTSHIFT-POS]
$e_1 < 0 \wedge e_2 = \text{CHAR_BIT} * \text{sizeof}(e_1) - 1$	$\vdash_E e_1 \gg e_2$	$\rightsquigarrow -1$	[R-RIGHTSHIFT-NEG]

- Judgment $\mathcal{C} \vdash_E e_{bv} \rightsquigarrow e_{int}$ means under **condition** \mathcal{C} bitvector expression e_{bv} can be approximated with linear expression e_{int} .
- Then, apply a substitution δ , and replace e_{bv} with if-then-else expression $\mathcal{C}\delta ? e_{int}\delta : e_{bv}$

Weakening Rules

Table: Weakening rules for Relational Expressions & Assignment Statements.

Linear Condition	Statement	Linear Approximation	
$e_1 \geq 0 \wedge e_2 \geq 0$	$\vdash_S r \text{ op}_e e_1 \& e_2$	$\rightsquigarrow r \leq e_1 \And r \leq e_2$	[W-AND-POS]
$e_1 < 0 \wedge e_2 < 0$	$\vdash_S r \text{ op}_e e_1 \& e_2$	$\rightsquigarrow r \leq e_1 \And r \leq e_2 \And r < 0$	[W-AND-NEG]
$e_1 \geq 0 \wedge e_2 < 0$	$\vdash_S r \text{ op}_e e_1 \& e_2$	$\rightsquigarrow 0 \leq r \And r \leq e_1$	[W-AND-MIX]
$(e_1 = 0 \vee e_1 = 1) \wedge (e_2 = 0 \vee e_2 = 1)$	$\vdash_S (e_1 \mid e_2) == 0$	$\rightsquigarrow e_1 == 0 \And e_2 == 0$	[R-OR-LOG]
$e_1 \geq 0 \wedge \text{is_const}(e_2)$	$\vdash_S r \text{ op}_g e e_1 \mid e_2$	$\rightsquigarrow r \geq e_2$	[W-OR-CONST]
$e_1 \geq 0 \wedge e_2 \geq 0$	$\vdash_S r \text{ op}_g e e_1 \mid e_2$	$\rightsquigarrow r \geq e_1 \And r \geq e_2$	[W-OR-POS]
$e_1 < 0 \wedge e_2 < 0$	$\vdash_S r \text{ op}_g e e_1 \mid e_2$	$\rightsquigarrow r \geq e_1 \And r \geq e_2 \And r < 0$	[W-OR-NEG]
$e_1 \geq 0 \wedge e_2 < 0$	$\vdash_S r \text{ op}_g e e_1 \mid e_2$	$\rightsquigarrow e_2 \leq r \And r < 0$	[W-OR-MIX]
$e_1 \geq 0 \wedge e_2 \geq 0$	$\vdash_S r \text{ op}_g e e_1 \wedge e_2$	$\rightsquigarrow r \geq 0$	[W-XOR-POS]
$e_1 < 0 \wedge e_2 < 0$	$\vdash_S r \text{ op}_g e e_1 \wedge e_2$	$\rightsquigarrow r \geq 0$	[W-XOR-NEG]
$e_1 \geq 0 \wedge e_2 < 0$	$\vdash_S r \text{ op}_g e e_1 \wedge e_2$	$\rightsquigarrow r < 0$	[W-XOR-MIX]
$e_1 \geq 0$	$\vdash_S r \text{ op}_g e \sim e_1$	$\rightsquigarrow r < 0$	[W-CPL-POS]
$e_1 < 0$	$\vdash_S r \text{ op}_g e \sim e_1$	$\rightsquigarrow r \geq 0$	[W-CPL-NEG]

$\text{op}_l \in \{<, \leq, ==, :=\}$, $\text{op}_g \in \{>, \geq, ==, :=\}$, and $\text{op}_e \in \{==, :=\}$

- Judgment $\mathcal{C} \vdash_S s_{bv} \rightsquigarrow s_{int}$ means under **condition** \mathcal{C} bitvector statement s_{bv} can be approximated with linear statement s_{int} .
- Then, apply a substitution δ , and replace s_{bv} with if-then-else statement if $\mathcal{C}\delta$ then $\text{assume}(s_{int}\delta)$ else s_{bv}

Weakening Rules and Termination

$$e_1 \geq 0 \wedge e_2 \geq 0 \quad \vdash_S \quad r \text{ op}_le \ e_1 \& e_2 \quad \rightsquigarrow r \leq e_1 \And r \leq e_2 \quad [\text{W-AND-POS}]$$

```
1 a = *;  
2 assume(a>0);  
3 while(x>0){  
4     a--;  
5     x = x & a;  
6 }
```

Weakening Rules and Termination

$$e_1 \geq 0 \wedge e_2 \geq 0 \quad \vdash_S \quad r \text{ op}_le \ e_1 \& e_2 \quad \rightsquigarrow r \leq e_1 \And r \leq e_2 \quad [\text{W-AND-POS}]$$

```

1 a = *;
2 assume(a>0);
3 while(x>0){
4   a--;
5   x = x & a;
6 }
```

- $\mathcal{I} : x > 0 \wedge a > 0$
- $T : x > 0 \wedge a' = a - 1 \wedge x' = x \& a'$
- Tools fail to show:
 $\mathcal{I} \wedge T \wedge x' > 0 \implies \mathcal{I}'$

Weakening Rules and Termination

$$e_1 \geq 0 \wedge e_2 \geq 0 \quad \vdash_S \quad r \text{ op}_le \ e_1 \& e_2 \quad \rightsquigarrow r \leq e_1 \And r \leq e_2 \quad [\text{W-AND-POS}]$$

```

1 a = *;
2 assume(a>0);
3 while(x>0){
4   a--;
5   x = x & a;
6 }
```

```

1 a = *; assume(a > 0);
2 while (x > 0) {
3   { x > 0  $\wedge$  a > 0 }
4   a--;
5   if (x >= 0  $\And$  a >= 0)
6     then { x = *; assume(x <= a); }
7   else { x = x & a; }
8 }
```

- $\mathcal{I} : x > 0 \wedge a > 0$
- $T : x > 0 \wedge a' = a - 1 \wedge x' = x \& a'$
- Tools fail to show:
 $\mathcal{I} \wedge T \wedge x' > 0 \implies \mathcal{I}'$

Weakening Rules and Termination

$$e_1 \geq 0 \wedge e_2 \geq 0 \quad \vdash_S \quad r \text{ op}_le \ e_1 \& e_2 \quad \rightsquigarrow r \leq e_1 \And r \leq e_2 \quad [\text{W-AND-POS}]$$

```

1 a = *;
2 assume(a>0);
3 while(x>0){
4   a--;
5   x = x & a;
6 }
```

```

1 a = *; assume(a > 0);
2 while (x > 0) {
3   { x > 0  $\wedge$  a > 0 }
4   a--;
5   if (x >= 0  $\And$  a >= 0)
6     then { x = *; assume(x <= a); }
7   else { x = x & a; }
8 }
```

- $\mathcal{I} : x > 0 \wedge a > 0$
- $T : x > 0 \wedge a' = a - 1 \wedge x' = x \& a'$
- Tools fail to show:
 $\mathcal{I} \wedge T \wedge x' > 0 \implies \mathcal{I}'$

- $T' = x > 0 \wedge a' = a - 1 \wedge ((x \geq 0 \wedge a' \geq 0 \wedge x' \leq a') \vee (\neg(x \geq 0 \wedge a' \geq 0) \wedge x' = x \& a'))$
- Tools can prove that $\mathcal{I} \wedge T' \wedge x' > 0 \implies \mathcal{I}'$, ranking function $\mathcal{R}(x, a) = a$

Basic Notations

Standard notions of programs and semantics.

- $\Sigma : Var \rightarrow Val$, a state space mapping variables to values.
- $\llbracket exp \rrbracket : \Sigma \rightarrow Val$, expressions semantics.
- $\llbracket stmt \rrbracket : \Sigma \rightarrow \mathcal{P}(\Sigma)$, statements semantics.
- $\llbracket P \rrbracket$: traces of program P .

Define rewriting rules for expressions and statements.

- $T_E : exp \rightarrow exp$, rewriting rules application for expressions.
- $T_S : stmt \rightarrow stmt$, weakening rules application for statements.

Soundness Proof

Lemma (Rule correctness)

For every rule $\mathcal{C} \vdash_E e \rightsquigarrow e'$, $\forall \sigma. \mathcal{C}(\sigma) \Rightarrow e' = \sigma(e)$, $\llbracket e \rrbracket = \llbracket e' \rrbracket$.

For every rule $\mathcal{C} \vdash_S s \rightsquigarrow s'$, $\forall \sigma. \mathcal{C}(\sigma) \Rightarrow s' = \sigma(s)$, $\llbracket s \rrbracket \subseteq \llbracket s' \rrbracket$.

Theorem (Soundness)

For every P, T_E, T_S , $\llbracket P \rrbracket \subseteq \llbracket T_S\{T_E\{P\}\} \rrbracket$.

Prove by induction on traces, T_E preserves traces equivalence, T_S preserves trace inclusion.

Experiments: Reachability, Termination, LTL

Experiment Benchmarks

Limitations of SV-COMP & Ultimate

- No LTL verification tasks in SV-COMP.
- Rare cases with bit-vector operations.
- Bitvector operations that irrelevant to verification tasks.

Contributed Benchmarks

- ① **ReachBitBench**, **TermBitBench**, **LTLBitBench** for reachability, termination, LTL verification, respectively.
- ② **BitHacks**, online code optimization^a adapted to termination, LTL verification.
- ③ **Decompiled**, compile from Ultimate^b source to binaries, decompile.

^a<https://graphics.stanford.edu/~seander/bithacks.html>

^b<https://github.com/ultimate-pa/ultimate/tree/dev/trunk/examples/LTL/>

Implementation: ULTIMATEBwB

Bitwise branching implementation

- A fork of ULTIMATE repository^a
- Recursive AST transformation during ULTIMATE's translation from C to Boogie

^a<https://github.com/ultimate-pa/ultimate>

Experiments: Reachability with various solvers




Figure: Performance of ULTIMATEBwB with bitwise branching “BwB” in *integer mode* (solid lines) versus ULTIMATE (dashed lines, “BV” indicating *bitvector mode*) on bitvector programs, using various SMT solvers.

Default ULTIMATE (integer mode Sltp-Z3) returns *Unknown* for 10/12 “ReachBit”, 16/16 “BitHacks”.

Experiments: Termination and LTL

State-of-the-art verification tools

Tool	BitVec.	Term.	LTL
ULTIMATE	Limited	Yes	Yes
APROVE	Yes	Yes	No
KITTEL	Yes	Yes	No
CPACHECKER	Limited	Yes	No
2LS	Yes	Yes	No
ULTIMATEBwB	Yes	Yes	Yes

Experiments: Termination

Termination Results Overview

	(ii) TermBitBench						(i) AproveBench					
	APROVE	CPACHECKER	KITTEL	2LS	ULTIMATE	ULTIMATEBWBB	APROVE	CPACHECKER	KITTEL	2LS	ULTIMATE	ULTIMATEBWBB
✓ (Terminating)	5	1	7	8	2	18	1	3	3	14	2	2
✗ (FN)	1	-	-	-	-	-	-	-	-	-	-	-
✗ (Nonterminating)	6	10	-	8	-	13	-	-	-	-	-	-
✗ (FP)	2	7	-	3	-	-	-	10	-	-	2	6
?(Unknown)	14	13	-	-	29	-	10	3	-	1	14	8
T (Time Out)	3	-	19	12	-	-	7	-	10	2	-	1
M (Out of Memory)	-	-	-	-	-	-	-	-	-	1	-	1
☢ (Crash)	-	-	5	-	-	-	-	2	5	-	-	-

- TermBitBench, 18 terminating, 13 non-terminating.
- AproveBench, 18/118 or 15% are bitvector programs.

Experiments: LTL

LTL Results Overview

	(iv) BitHacks		(iii) LTLBit Bench	
	ULTIMATE	w. BwB	ULTIMATE	w. BwB
✓ (Satisfied)	3	10	-	21
✗ (Unsatisfied)	-	7	-	20
?(Unknown)	21	5	42	-
T (Time Out)	1	1	-	1
M (Out of Memory)	1	3	-	-

- BitHacks, 18 satisfied, 8 violated.
- LTLBitBench, 22 programs satisfying LTL property, 20 programs are violated.

Case Study: Binary Decompilation

Binary Decompilation

Why binary verification & challenges

- Why: Executable is the one runs on machine, compiler errors, optimizations, proprietary software, malware etc..
- Challenges: Disassembly (function boundaries, symbol table, stack frame), control flow recovery etc..

Decompiled code needs bitwise branching


if($x \leq 1$)^a in de-compiled code:

```
((tmp_42!=0u)&1)&((((tmp_44 == 0u)&  
1^((((tmp_44^tmp_45)+tmp_45)==2u)&1))&1))&1
```

Decompilation is an approach for binary verification.

^a<http://github.com/ultimate-pa/ultimate/blob/dev/trunk/examples/LTL/simple/PotentialMinimizeSEVPABug.c>

DarkSea Overview



Preparing decompiled programs for verification

- *Run-time environment.*
- *Passing emulation state through procedures.*
- *Nested structures.*
- *Property-directed slicing.* (See paper for details)

DarkSea: <https://github.com/cyruliu/darksea>

LTL Experiments on Decompiled Binaries

Table: ULTIMATE vs. DARKSEA on decompiled programs with LTL properties.

Benchmark	Property	Exp.	ULTIMATE		DARKSEA	
			Time	Result	Time	Result
01-exsec2.s.c	$\Diamond(\Box x = 1)$	✓	4.45s	✗	11.23s	✓
01-exsec2.s.f.c.c	$\Diamond(\Box x \neq 1)$	✗	6.31s	✗	10.36s	✗
SEVPA_gccO0.s.c	$\Box(x > 0 \Rightarrow \Diamond y = 0)$	✓	6.31s	✗	22.92s	✓
SEVPA_gccO0.s.f.c	$\Box(x > 0 \Rightarrow \Diamond y = 2)$	✗	5.16s	?	14.92s	✗
acqrel.simplify.s.c	$\Box(x = 0 \Rightarrow \Diamond y = 0)$	✓	5.17s	✗	9.00s	✓
acqrel.simplify.s.f.c.c	$\Box(x = 0 \Rightarrow \Diamond y = 1)$	✗	6.06s	✗	17.60s	✗
exsec2.simplify.s.c	$\Box\Diamond x = 1$	✓	4.92s	✗	5.60s	✓
exsec2.simplify.s.f.c.c	$\Box\Diamond x \neq 1$	✗	4.55s	✗	6.28s	✗

Reachability, Termination and LTL

Contributions and findings

- ① Source level bitwise branching.
- ② Bitwise branching incurs negligible overhead.
- ③ Enlarge the domain of Termination and LTL verification.
- ④ Rich set of bitvector benchmarks for various verification tasks.
- ⑤ DARKSEA tool chain prepares decompiled programs for verification.

Q & A

Thank You!

Proving LTL Properties of Bitvector Programs and Decompiled Binaries

- 1 Introduction
- 2 Bitwise Branching Rules
- 3 Reachability of Bitvector Programs
- 4 Termination and LTL Verification of Bitvector Programs
- 5 DarkSea: LTL Verification of Decompiled Binaries
- 6 Conclusion

Verify Lifted Code

Tools applied to lifted code

- APROVE: Errors in conversion from LLVM IR to internal representation.
- KITTEL: Parsing (from C to KITTEL's format via LLVM bitcode with LLVM2KITTEL) succeeded, but then KITTEL silently hung until timeout.
- CPACHECKER: Crashes on all benchmarks, while parsing system headers.
- ULTIMATE: Crashes on 3 benchmarks, due to inconsistent type exceptions.

Weakening Rules and Termination

A termination example:

```

1 a = *;
2 assume (a >0);
3 while (x >0){
4   a--;
5   x = x & a;
6 }
```


$$\mathcal{I} : x > 0 \wedge a > 0$$

$$T : x > 0 \wedge a' = a - 1 \wedge x' = x \& a'$$


Tools fail to show

$$\mathcal{I} \wedge T \wedge x' > 0 \implies \mathcal{I}'$$

Control flow automaton transformation ([W-AND-Pos]):



translated into:



$$T' : \mathcal{I} \wedge T' \wedge x' > 0 \implies \mathcal{I}', \mathcal{R}(x, a) = a$$