Proving LTL Properties of Bitvector Programs

Abstract—There is increasing interest in applying verification tools to programs that have bitvector operations. SMT solvers, which serve as a foundation for these tools, have thus increased support for bitvector reasoning through bit-blasting and linear arithmetic approximations. Still, verification tools are limited on termination and LTL verification of bitvector programs.

In this work, we show that similar linear arithmetic approximation of bitvector operations can be done at the source level through transformations. Specifically, we introduce new paths that over-approximate bitvector operations with linear conditions/constraints, increasing branching but allowing us to better exploit the well-developed integer reasoning and interpolation of verification tools. We present two sets of rules, namely rewriting rules and weakening rules, that can be implemented as bitwise branching of program transformation, the branching path can facilitate verification tools widen verification tasks over bitvector programs. Our experiment shows this exploitation of integer reasoning and interpolation enables competitive termination verification of bitvector programs and leads to the first effective technique for LTL verification of bitvector programs.

Finally, for the cases that are not covered by our bitwise branching rules, we explore a dynamic approach combined with static analysis to tackle more complicated bitvector programs. We execute the program and collect concrete traces in the locations of interest, inferring program invariants from concrete traces, these linear invariants can be used to approximate the bitwise expressions, therefore the static analysis tools can reason about the approximate programs and return the verification results.

Dynamic LTL Verification



Invariant $-pre_{-}x + x \le -1$ shows x is decreasing at bitwise location 9

- Locate bitvector expression, instrument source code with traces
- Compile source code, random sampling concrete traces.
- Infer invariants at trace locations.
- Replace bitwise expression with effective invariant, run with LTL verifier.

Yuandong Cyrus Liu Advisor, Eric Koskinen Stevens Institute of Technology

Theory of Bitwise Branching

- **Rewriting Rules**: $\mathcal{C} \vdash_E e_{bv} \leadsto e_{int}$ means under **condition** \mathcal{C} bitvector expression e_{bv} can be approx. with linear expression e_{int} .
- Weakening Rules: $\mathcal{C} \vdash_S s_{bv} \leadsto s_{int}$ means under condition \mathcal{C} bitvector statement s_{bv} can be approx. with linear statement s_{int} .

e	1 = 0 FE	$e_1 x e_2$	~ · · · · ·	R-AND-0	
$(e_1 = 0 \lor e_1 = 1) \land e_2$		$e_1 & e_2$	$\leadsto e_1$	[R-AND-1]	
$(e_1 = 0 \lor e_1 = 1) \land (e_2 = 0 \lor e_2)$	= 1) ⊢ _E	e1&e2	~ e1kke2	R-AND-LO	G]
$e_1 \ge 0 \land e_2$	$_2 = 1$ \vdash_E	$e_1 & e_2$	~ e ₁ %2	R-AND-LBS	31
e-	$_2 = 0 \vdash_E$	$e_1 e_2$	$\leadsto e_1$	[R-OR-0]	
$(e_1 = 0 \lor e_1 = 1) \land e_2$	$2 = 1$ \vdash_E	$e_1 \mid e_2$	~→ 1	[R-OR-1]	
e-	$2 = 0 \vdash_E$	$e_1^-e_2$	\sim e_1	R-Xor-0	
$e_1 = e_2 = 0 \lor e_1 = e_2$	$_2 = 1$ \vdash_E	$e_1^{e_2}$	→ 0	[R-Xor-Eq]	
$(e_1 = 1 \land e_2 = 0) \lor (e_1 = 0 \land e_2)$		e_1 $^{\circ}e_2$	→ 1	R-XOR-NEG	
$e_1 \ge 0 \land e_2 = \texttt{CHAR_BIT} * \texttt{sizeof}(e_1$		$e_1>>e_2$	→ 0	R-RIGHTSH	
$e_1 < 0 \land e_2 = CHAR_BIT * sizeof(e_1$) - 1 ⊢ _E	$e_1>>e_2$	→ -1	R-RIGHTSH	IFT-NEG]
Linear Condition	BV ST		near Apx		
	S rople		r<=e1 kk r<=e2		[W-And-Pos]
	s rople		r<=e1 kk r<=e2		[W-And-Neg]
	$\vdash_S r \circ p_{eq}$)<=r && r<=e1		[W-And-Mix]
	\vdash_S $(e_1 e_2)$		e ₁ ==0 kk e ₂ ==0		[R-Or-LOG]
	S ropge		r>=e2		[W-OR-CONST]
$e_1 \ge 0 \land e_2 \ge 0$	S ropae	e1 e2 ~	r>=e1 && r>=e2	2	[W-OR-Pos]
$e_1 < 0 \land e_2 < 0$	S ropea	$e_1 \mid e_2 \sim $	r>=e1 && r>=e5	kk r<0	[W-OR-NEG]
	$-s$ $r \circ p_{eq}$	e1 le2 ~	e2<=r && r<0		[W-OR-MIX]
	S ropae	e1 e2 ~	r>=0		[W-XOR-Posl

Rules Application

 $e_1 \geq 0 \wedge e_2 < 0 \qquad \vdash_S \qquad r \ \mathsf{op}_{le} \ e_1 \, \hat{} \ e_2$

[W-XOR-MIX [W-CPL-Pos]

	$e_1 \ge 0 \land e_2 \ge 0 \vdash_S r \text{ op}_{loc}$	e^{e_1}	$\&e_2$	$\leadsto r \le e_1$ && $r \le e_2$ [W-And-Pos]
1	a = *;	1	a	= *; assume(a > 0);
2	assume(a>0);	2	wh	nile (x > 0) {
3	while(x>0){	3		$\{ x > 0 \land a > 0 \}$
4	a;	4		a;
5	x = x & a;	5		if (x >= 0 && a >= 0)
6	}	6		then $\{ x = *; assume(x \le a); \}$
		7		else { x = x & a; }
	Tools struggle.	8	}	
0	ULTIMATE, e.g., reports	-		
	Unknown.		r' _	$x>0 \land a' = a-1 \land ((x \ge 0 \land a' \ge 0 \land x' \le a') \lor$
	$\mathcal{I}: x > 0 \land a > 0$			$\frac{x > 0 \land a' = a - 1 \land ((x \ge 0 \land a \ge 0 \land x \le a'))}{(x > 0 \land a' > 0) \land x' = x \& a')}$
	$T: x > 0 \land a' = a - 1 \land x' = x \& a'$		1.1	$(x \ge 0 \land a \ge 0) \land x = x \otimes a))$
0	Tools fail to show:	•	Tools	s can prove that $\mathcal{I} \wedge T' \wedge x' {>} 0 \implies \mathcal{I}'$,
	$\mathcal{I} \wedge T \wedge x' > 0 \implies \mathcal{I}'$		ran	nking function $\mathcal{R}(x,a) = a$

Problems

- Bit-blasting in SMT practical applications, leads to exponential growth $(\mathcal{O}(2^n))$
- Verification tools (e.g. CPACHECKER, ULTIMATE) have limited support for liveness verification over the bitvector domain.
- LTL verification tasks are absent from SV-COMP.
- Very limited bitvector benchmarks in SV-COMP.

Termination and LTL Experiments

Termination Benchmarks

- No SV-COMP benchmarks for term. of bitvector programs.
- AProVE Benchmarks, although only 18/118 are bitvector programs.
- 31 new benchmarks, adapted from "Bit Hacks"

Tool	BitVec.	Term.	LTL
ULTIMATE	Limited	Yes	Yes
AProVE	Yes	Yes	No
KITTEL	Yes	Yes	No
CPACHECKER	Limited	Yes	No
2LS	Yes	Yes	No
ULTIMATEBWB	Yes	Yes	Yes

Dit Hacks .								_	,			
	(ii) TermBitBench						(i) AproveBench					
	APROVE	$^{\mathrm{CPA}}$	KITTEL	2LS	ULT	ULTBWB	APROVE	CPA	KITTEL	2LS	ULT	ULTBWB
✓ (Terminating)	5	1	7	8	2	18	1	3	3	14	2	2
£ ✓ (FN)	1	-	-	-	-	-	-	-	-	-	-	-
X (Nonterminating)	6	10	11-	8	-	13	-	-	-	-	-	-
£X (FP)	2	7	-	3	-	-	-	10	-1	-	2	6
?(Unknown)	14	13	-	-	29	-	10	3	-1	1	14	8
T (Time Out)	3	-	19	12	-	-	7	-	10	2	-	1
M (Out of Memory)	-	-	-	-	-	-	-	-	-	1	-	1
* (Crash)	-	-	5	-	-	-	-	2	5	-	-	-

Take Away: First effective strategy for termination of bitvector programs

Example: $(\varphi = \Box(\Diamond(n < 0)))$ while(x>0 && n>0) {

Tools and Benchmarks

- No techniques can prove LTL of bitvector programs. The closest possible verifier is ULTIMATE.
- No LTL verification tasks in SV-COMP.
- Contribute BitHacks (26) and LTLBitBench (42).

	(iv) Bitl	hacks	(iii) LTLBit Bench				
	ULTIMATE	w. BwB	ULTIMATE	w. BwB			
✓ (Satisfied)	3	10	-	21			
X (Unsatisfied)	-	7	-	20			
?(Unknown)	21	5	42	-			
T (Time Out)	1	1	-	1			
M (Out of Memory)	1	3	-	-			

Take Away: First technique for verifying LTL of bitvector programs.